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1.0 INTRODUCTION 
The overall design philosophy for the PCM encoder system has been 
to provide a low-power, miniaturized, modular PCM encoder with a flexible frame 
format, frame size, and sample rate at the lowest possible cost without jeopardiz­
ing accuracy or reliability. The general total configuration of the system is shown 
in Figure 1. 0 and discussed in greater detail in the following sections. 
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2.0 MASTER PROGRAMMER 
The Master Programmer is the basic building block of the modular 
encoder system. It is a small PCM encoder system in itself, and by adding the 
other types of building blocks described in the following sections, a very flexible 
and powerful data acquisition system can be obtained. The Master Programmer 
provides all necessary control functions to convert and time multiplex all incom­
ing data into an NRZ serial bit stream that is capable of driving a transmitter. 
The Master Programmer consists of three major sections: clock 
countdown, parallel-to-serial output register, and a 16-channel multiplexer. A 
logic diagram of the Master Programmer is shown in Figure D4107. 
2.1 Clock Countdown 
Timing for the Master Programmer is derived from a 256 Kz 
crystal-controlled oscillator. A 256 Kflz crystal has been selected because it is 
the nearest binary frequency to the required maximum operating frequency of 64 
KHz, where the size and operating parameters of the crystal are suitable. Two 
stages of countdown provide 64 KHz timing signals for the system. An additional 
four stages of countdown can be added, one stage at a time, to the countdown chain 
so that there are a total of five selectable clock frequencies available (64 KHz. 
32 KHz, 16 KHz, 8 KHz, and 4 KHz). 
The countdown chain is designed so that any one of the five clock 
frequencies can be chosen by adding a small jumper to terminals on the printed 
circuit motherboard which contains the modules that make up the Master Programmer. 
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encoder system. It is a small PCM encoder system in itself, and by adding the 
other types of building blocks described in the following sections, a very flexible 
and powerful data acquisition system can be obtained. The Master Programmer 
provides, all necessary control functions to convert and time multiplex all incom­
ing data into an NUZ serial bit stream that is capable of driving a transmitter. 
The Master Programmer consists of three major sections: clock 
countdown, parallel-to-serial output register, and a 16-channel multiplexer. A 
logic diagram of the Master Programmer is shown in Figure D4107. 
2.1 Clock Countdown 
Timing for the Master Programmer is derived from a 256 KHz 
crystal-controlled oscillator. A 256 KHz crystal has been selected because it is 
the nearest binary frequency to the required maximum operating frequency of 64 
Kflz, where the size and operating parameters of the crystal are suitable. Two 
stages of countdown provide 64 Kz timing signals for the system. An additional 
four stages of countdown can be added, one stage at a time, to the countdown chain 
-r that there are a total of five selectable clock frequencies available (64 KHz, 
32 KHz, 16 KHz, 8 KHz, and 4 KHz). 
The countdown chain is utitgtueU so mar any one or the five clock 
frequencies can be chosen by adding a small jumper to terminals on the printed 
circuit motherboard which contains the modules that make up the Master Programmer. 
The clock is also used to generate the shift pulses used throughout the system 
and is, therefore, the bit rate (BlPS) "of the overall system. It will be assumed, 
for the remainder of this discussion, that the bit rate used will be the maximum 
specified - 64 K BPS. 
Following the clock there is a three-stage counter that provides 
timing for an eight-bit-per-word format. The output of the bit counter is used 
to drive the word counter. Since the format calls for eight words per line, a 
three-stage counter is used to generate word timing signals. The output of the 
word counter is used to drive a psuedo variable modulus line counter. 
The line counter modulus will be determined by whatever format 
has been chosen. That is, if the frame consists of only two lines, a modulo 
two counter is selected. If the format selected consists of eight lines, then the 
line counter will be a three-stage binary counter (modulo eight). 
Timing and control signals from the word counter and the line 
counter, shown in Figure B4120, are brought out to connectors through buffers to 
operate up to three digital expander subsystems that will increase the format from 
eight words by two lines to eight words by eight lines. 
"2.2 Parallel-to-Serial Output Register 
The output register is an eight-bit shift register, whose function 
is to convert incoming parallel data to a serial data stream with the least signifi­
cant bit first. The output of the shift register drives a deglitching flip flop, whose 
buffered output is the NRZ data stream to the telemetry transmitter. A deglitching 
flip flop is necessary because data is loaded into the register between two shift 
pulses, and the last bit shifted out of the register may be split due to the register's 
being filled with zeros. The register shifts zeros into the most significant bit end 
of the register with each shift pulse so that when data is loaded into the register, it 
can be done using a one's transfer method, thereby saving hardware. 
A set of transfer gates will accept eight bits of data in parallel 
and perform the one's transfer of data once each word time, coincident with load 
pulses. 
Pulse generators that are controlled by countdown timing provide 
the shift and load pulses required for proper operation of the output-shift register.­
2.3 	 Multiplexer, 16-Channel 
The Master Programmer will itself provide for a minimum frame 
format of two lines, each of which is eight words. The telemetry format, in its 
maximum configuration, is shown in Figure 2.3. The first level of the time divi­
sion multiplexing operation is performed by decoding the states of the word counter 
such that one line out of sixteen is enabled for each successive word. The second 
level of multiplexing groups the enable output lines into the required format. A 
blanking signal is applied to the control logic to decrease power consumption in the 
system and to eliminate switching transients. 
The outputs of the multiplexer are buffered by line drivers, which 
supply positive levels to the interrogation lines. The interrogation line will enable 
an eight-bit digital gate, and the experiment data associated with that gate will appear 
on the digital data bus. 
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Control logic for supplying timing levels to format expanding 
building blocks is derived from the variable modulus line counter, the blanking 
circuitry, and the word counter, All output levels for control timing functions 
are appropriately buffered to assure reliable operation. 
As set forth in the specifications, up to four of the sixteen data 
channels provided by the Master Programmer multiplexer can be used to insert 
eight-bit sync words into the data stream. The selection of a particular sync 
code is flexible and can be changed easily by either connecting the output of the 
sync gate to the digital data bus or not connecting it. The interrogation level will 
place the desired sync pattern on the digital data bus so it can be transferred into 
the output register. 
3,0 	 DIGITAL EXPANDER
 
The Digital Expander subsystem is a building block that allows a two­
line expansion of the frame format. It expands the digital input capabilities of 
the system by sixteen eight-bit words. It is designed so that it may be connected 
directly to the Master Programmer through a connector. 
The Digital Expander consists of input buffering circuits, decoding logic, 
-and line drivers. A,logic diagram of the Digital Expander is shown in Figure 4078. 
The input buffers accept timing antcontrol signals from the Master Programmer 
and re-establish the voltage levels for proper and reliable operation of the sub­
system. The decoding logic is done with modules that accept inputs from two flip 
flops (hPere are four possible states) and enable each of the four output lines, one 
at a time in sequence. Two levels of decoding are necessary to perform the time 
division multiplexing of sixteen channels, The first level of decoding performs 
the finest time division of sequencing each of the output lines. The second level 
of decoding controls the actual format in that it divides the sixteen channels into two 
eight-word lines. The line drivers accept the multiplexed signals from the decoding 
modules and provide the interrogation levels used to enable the digital gates. With 
a 64 K BPS rate, the interrogation time will be 125ps. The blanking circuit dis­
cussed in the Master Programmer section will decrease the interrogation time to 
62.5 microseconds. The blanking of the interrogation signal is not necessary, bat 
it 	will serve to reduce overall power consumption and separate each channel in time. 
Timing waveforms for the Digital Expander are shown in Figure 134123 
-- 
4.0 DIGITAL GATE 
The digital gate module accepts up to eight bits of digital data in parallel 
and transfers this digital data to the digital data bus when enabled by an interroga­
tion signal. Since this module may be an integral part of an experiment, the exact 
packaging configuration is flexible. The SPACETAC digital gate module size is 
1. 6" x 0.6" x 0.1". The design is that of a passive circuit which does not require 
external power. 
Input levels of greater than +3 volts for a logic one and less than +- 5 
volts for a logic zero will be transferred to the digital data bus by the interrogation 
signal. The interrogate signal will be a level +6. 0 volts in amplitude and 62.54s 
in duration. The interrogate line forms one input of a two-input AND gate - the 
other,input being the digital data signal. The output of each AND forms one input 
of a multiple-input OR, whose output is connected to one of the eight digital data bus 
lines. Figure 4.0 shows the logic and schematic of the digital gate module. The 
input impedance of the digital gate is 20 K ohms. 
The number of digital gate modules for the maximum format configuration 
would be 64, less the number of sync words and analog channels used. 
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5.0 ANALOG TO DIGITAL CONVERTER 
The S-bit _DC is a compact unit especially suited for space applications, 
such as satellites, rockets, or balloons, where reliable performance is required 
together with low weight and low power dissipation. Because of the dual ramp 
method of conversion, the ADC is very insensitive to instantaneous noise which may 
appear on the signal line as pickup from digital circuits, etc. For this reason this 
unit is a natural for housekeeping applications, where signal lines travel great 
lengths thru the spacecraft in a noisy environment. The ADC is used with an ana­
log multiplexer unit which has a total input capacity expandable to 35 channels. 
The analog-to-digital converter will operate on the voltage-to-time prin­
ciple in a double integrating ramp configuration. In this configuration the input 
signal amplitude is changed to a time interval as an intermediate step in obtaining 
the digital value. During this interval, pulses are bounted such that the total pulse 
count corresponds to the unknown voltage. As shown in Figure 5.0, the input signal 
is first integrated for a fixed time interval, as denoted by T.. This time interval 
is determined by counting clock pulses from a gated clock source. - The integrated 
volt ge at the end of this interval is proportional to the input signal averaged over 
the integration time. A reference of the opposite polarity to the input signal is 
then integrated for the time it takes to reduce the integrated voltage to zero, its 
initial value. During this time the same clock source for integrating the input signal 
is used to count up to a number which is proportional to the averaged input signal. 
The advantage of this dual ramp technique is that the overall conversion linearity 
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and accuracy is independent of the-integrator's time constant, and precision 
resistors and capacitors with low temperature coefficients aren't required. Since 
the same clock source is used for measuring both the first and second integration 
intervals, a precision clock is also unnecessary. Noise is also minimized because 
the input signal is integrated, and the actual conversion occurs when the input sig­
nal is not connected to the converter. 
Logic diagrams of the AD C are shown in Figures B4136 and B4175. A 
timing diagram is shown in Figure B4209. There is protection for input over-volt­
age such that the counter will not cycle more than once during the conversion process. 
The digital conversion is then available for the interrogate lines to strobe out the 
binary number in the register into the digital data bus and format it within the telem 
etry frame. The conversion time for the entire analog-to-digital conversion process 
will be less than one millisecond. However, since the telemetry format may be 
operating at a reasonably high bit rate, the user of the encoder system must be care­
ful in the selection of analog-to-digital words in the frame format and the rate at 
which he requires an analog-to-digital conversion, the limitation being that conver 
sions of less than a millisecond are not valid. 
6.0 ANALOG EXPANDER 
The analog expandersare essentially an extension of the four channel 
commutator in the ADC. By appropriately extending one output of the commutator 
32-channels of subcommutation are obtained. This subcommutator can be used 
to commutate thirty-two channels into a single word of a frame. Each Analog 
Expander contains the selection logic and FET switches necessary to accept 16 
different analog signal inputs. The Analog Expander receives its power and logic 
from the Analog-to-Digital Converter subsystem. Each of the 16 signal inputs 
are switched onto a common analog signal bus through low "ON" resistance FET 
gates in a sequential manner--one each frame. The analog signal and its datum 
are sent to the ADC for conversion into an 8-bit digital word which is then for­
matted into the data frame. 
Each of the inputs of the analog commutator will have a leakage not 
exceeding 10 5microamperes from +60 to -10°C and will accept inputs from 0 to 5 
volts. Since the analog gates are of an FET design, the user of the encoder will 
find that the signal sources will be loaded by the input of the analog gate when the 
power is not applied to the encoding system, however it is recommended that any 
unused analog inputs be grounded! 
A 1ogic diagram of the Analog Expander is shown in Figure B4079 and a 
timing diagram is shown in Figure B4202. 
7.-6 SUMMARY 
The PCM encoder designed and fabricated for NASA -- Houston is 
a flexible modularized data acquisition system. It is capable of handling data 
formats in sixteen word increments with a maximum capacity of sixty-four 
words. It accommodates both digital and analog words with provisions for 
subcommuatif analog data. The system has been tested over a temperature 
range from -10 0 C to +60 0 C and operates satisfactorily. It is also packaged 
according to standard SPACETAC packaging techniques and is capable of sur­
viving vibrations from 20 CPS to 2,000 CPS at 15 Gts. Its ability to withstand 
severe environments, its small size and low power dissipation make it par­
ticularly suitable for both rocket and spacecraft experiments. 
In the design and the use of the PCM Encoder, problems of 
coupling noise through the cable, harness onto the data bus and interrogation 
lines were encountered. The system has been designed such that the data 
transfers are integrated by RC networks before being loaded into the parallel to 
serial converter, to eliminate the problems of spike noise. It also became 
necessary to lower the input impedance of the circuitry in the master progranri.-r 
which accepts the data on the bus. This enabled any cogple'dspie noise from the 
interrogation lines to the data bus lines to settle to less than 1/2 volt during the 
loading of the data into the master programmer. The interrogation lines were 
meant to provide a level and not for edge coupling control or triggering opera­
tions, consequently the interrogation line signals should not be edge couAcd tot 
synchronization or timing pulse generation. Sufficient buffcrin-, ;,ration 
is necessary to use this line properly. Otherwise, it is possible to use 
the interrogation line to strobe or gate the word pulse from the master 
programmer which is synchronous with the loading of the data into serial 
converter.
 
An attempt was made to make the expansion and the inter­
connect of the boxes in the system as arbitrary as possible. However, it 
became necessary to specify the ordering of each expander and also the 
sequencing of the analog input data between the frame commutated and the 
subcommutated inputs. If the interconnect had been made completely flexible 
it would have been necessary to increase the cost and the complexity of the 
electronics. 
Additional test data on all the subsystems are available upon 
request. This includes data on the exact temperatures and conditions of 
each individual test. It should suffice to say that the system operated over the 
specified temperature range and within its electrical specifications. 
In the future, it is recommended that a couple of additions be 
- made to the set of boxes. One is a faster ADC to eliminate the restriction 
generated by the long conversion time. Secondly there should be some pro­
ision made for power reversal through incorrect connector harnessing, 
and/or use of another box for power conversion from the +28 volts to 
provide all the voltages necessary for the PCM Encoder. 
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NASA/MSC ENCODER SYSTEM
 
IASTER PROGRAMMAEfR SUBSYSTEM
 
- CONNECTOR PIN DESIGNATIONS 
(Master Programmer--Digital Expander Connectors) 
J1 (.1, .2, .3)
 
Cannon - DEC9S (Double Density Connector)
 
Color Coding 
Pin No. Function J1.1 3l.2 
I EN (Enable Digital Expander), Brown Red 
2 C (W3) Brown Red 
3 +6V Yellow Yellow 
4 D (LI) Brown Red 
5 GND Black Black 
6 B (W2) Brown Red 
7 A (W1) Brown Red 
8 BK (Blank Digital.Expander) Brown Red 
9 GND (Feedback) Brown -Red' 
Jl.3
 
Orange 
Orange 
Yellow 
Orange 
Black 
Orange 
Orange 
Orange 
Orange 
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NASA/MSC ENCODER SYSTEM 
MASTER PROGRAMMER SUBSYSTEM 
CONNECTOR PIN DESIGNATIONS 
(Master Programmer--Spacecraft Cennnntnrl 
J2
 
Cannon - 2DA31P (Double Density Connector) 
Pin No. Function dIor Coding 
1 Interrogate Line 1 Green 
2. Interrogate Line 2 Green 
3 Interrogate Line 3 Green 
4 Interrogate Line 4 Green 
5 Interrogate Line 5 Green 
6 NRZ-C (Data Out) Green 
7 Digital Data Bus 2 Green 
8 Digital Data Bus 5 Green 
9 Digital Data Bus 8 Green 
10 +12V Input White 
11 Interrogate Line 6 Green 
12 Interrogate Line 7 Green 
13 Interrogate Line 8 Green 
14 Interrogate Line 9 Green 
15' Interrogate Line 10 Green 
16 Digital Data Bus I Green 
i7 Digital Data-Bus 3 Green 
18 Digital Data Bus 6 Green 
19 -12V Input Violet 
20 N.U. 
21 +6V Input Yellow 
22 Interrogate Line 11 Green 
23 Interrogate Line 12 Green
 
24 Interrogate Line 13 Green
 
25 Interrogate Line 1.4 Green
 
26 Interrogate Line 15 Green
 
27 Interrogate Line 16 Green
 
28 Digital Data Bus 4 Green
 
29 Digital Data Bus 7 Green
 
30 GND (input) Black
31 N. U. 
1041d38, 
NASA/MSC ENCODER SYSTEM 
MASTER PROGRAIMMER SUBSYSTEM 
CONNECTOR. PIN DESIGNATIONS 
(Master Programmer--Analog to Digital Converter 'Connettor) 
J3 
Cannon - 2DASiS (Double Density Connector) 
,Pin No. Function 
2 tU. 
0 N.U. 
4 N.U. 
5 
6-
Main Corn Sync 
W2 
7 LI, 
8 Line (0-1) Select 
9 Line (4-5)-Select' 
10 +12V 
11 N.U. 
12 N.U. 
13 N.U. 
14 N.U. 
15 
16 
Sub Corn Sync 
SFT (Shift Pulse) 
17 BK (Blank) 
18 W3 
19 
-1V. 
20 Line (2-3) Select 
21 +<V 
22 N.U. 
23 N.U. 
24 N.U. 
25 N.U. 
26 N.U, 
27 N.U. 
28 LD (Load Pulse) 
29 W1 
30 GNT 
31 'Line(6-7)Select 
Color Coding 
Blue 
Blue 
Blue 
Blue 
Blue 
Wbite 
Blue 
Blue
 
Blue
 
Blue
 
Violet
 
Blue
 
'Yellow
 
Blue 
Blue 
Black
 
Blue
 
*Indicates connections needed between Master Programmer and ADC.' All 
other functions are for possible future use. 
*As a result of negotiations concerning sync acquisition, a 24-bit pattern (NASA 
standard) appears in words 1, 2, 3 every frame, and the Main Corn Sync signal 
1041"38 
NASA/MSC ENCODER SYSTEM 
DIGITAL EXPANDER SUBSYSTE. 
CONNECTOR PIN DESIGNATIONS 
(Digital Expander--Master Programmer Connector) 
J1 (.1, .2, .3)
 
Cannon - DEC 9P (Double Density Connector)
 
Pin No. Function 
Color Coding 
J1 (.1, .2, .3) 
1 EN (Enable Digital Expander Blue 
2 C (W3) Blue 
3 +6 Volts Yellow 
4 D (LI) Blue 
5 GNT Black 
6 B (W2) Blue 
7 A (W1) Blue 
8 
9 
BK (Blank Digital Expander j 
'G-ND (Feedback) 
Blue 
Blue 
:0-4138. 
NASA/MSC ENCODER S:YSTEM 
DIGITAL EXPANDER SUBSYSTEM 
CONNECTOR PW{ DESIGNATIONS 
(Digital Expander--Spacecraft Connectorl 
J2 (.1, .2, .3) 
Cannon - 2DE19P (Double Density Connector) 
Color Coding
Pin No. .Function 2 (.1, .2, .3) 
1 N.U. 
2 GND Black 
S Interrogate Line 2 Green 
4 Interrogate Line 4 Green 
6 Interrogate Line 5 Green 
C Interrogate Line 7 Green 
7 Intertogate Line 10 Green 
Interrogate Line 12 Green 
S Interrogate Line 13 Green 
IC Interrogate Line 15 Green* 
1 N.U. 
I Interrogate Line'3 Green 
I Interrogate Line 1 Green 
14 Interrogate Line 8 Green 
iI 
M 
Interrogate Line 6.Interrogate Line 11 
Interrogate Line 9 
GreenGreen 
Green' 
IU Interrogate Line 16 Green 
IE Interrogate Line 14 Green 
104138
 
NASA/MSC ENCODER SYSTEM
 
ADO SUBSYSTEM 
CONNECTOR PIl DESIGNATIONS 
(ADO--Master Programmer/Spacecraft ,Conneotor) 
Ji 
Cannon - 2DA31P (Double Density Connectot 
Pin No. Function Color Coding 
Readout Z Blue 
Readout S. C Blue 
Analog Input Z Blue 
N.U.
 
S1, Blue-

E Digital Data Bus I Blue
 
7 Digital Data Bus 4 Blue
 
E Digital Data Bus 7 Blue
 
9 S5 
 Blue
 
10 +12V White
 
Ii Readout Y Blue
 
12 Analog Input Y Blue ­
13 N.U. 
14 Digital Data Bus 2 Blue 
15 Sub Corn Sync Blue 
16 Shift Blue
 
17 Digital Data Bus 8 Blue
 
18 $2 
 Blue
 
19 
-12V Violet
 
20 83 
 Blue
 
21 +6V 
 Yellow
 
22 Readout X Blue
 
23 Analog Input X Blue
 
24 Digital Data Bus 3 Blue
 
25 Digital Data Bus 5 Blue
 
26 Digital Data Bus 6 Blue
 
27 
 S4 Blue
 
28 Load 
 Blue
 
29 N. U.
 
3C GND Black 
31 N.U. 
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NASA/MSC ENCODER SYSTEM 
ANALQG EXPANDER SUBSYSTEM 
CONNECTOR PhN DESIGNATIONS 
(Analog Expander--ADC Connector) 
Ji (.1, .2) 
Cannon - 2DElP (Double Density Connector) 
Color CodingPin No, Function (.1, .2 
1 EN (Enable Analog Expander) Blue 
2 C (SSB) Blue3, +6V Yellow 
4 D (S4B) Blue 
5 GND Black 
6 N.U.
 
7 N.U. 
S N.U. 
9 N.U.
 
L0 N. U.
 
i BK (Blank) Blue
 
12 
-A (SIB) Blue
 
13 B (S2B) 
 Blue 
14 AS (Analog Signal) Blue
 
15 
-+12V 
 White16 
-12V Violpt
 
17 N. U.
 
18 GND (Signal Datum) Black
 
19 N.U.
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NASA/MSC ENCODER SYSTEM 
ADO SUBSYSTEM 
CONNECTOR PIN DESIGNATIONS 
AD--Analog Expander Connector 
32(.l, .2) 
Cannon - 2DEI9P (Double Density Connector) 
rm ixo. F'unction 
1 EN (Enable Analog Expander) 
2 C (S3B) 
3 +6V 
4 D (S4B) 
5 GND 
6 N.U. 
7 N.U. 
8 N.U. 
9 N. U. 
*10 N. U. 
.11 
-12 
BK (Blank) 
A (SIB)­
13 B (S2B) 
14 AS (Analog Signal) 
15 +12V 
16 
-12V 
17 
18 
N. U.,
OGNLY-. S!hnrl Tht,-.w 
19- N.U, 
Color Coding 
J2.1 J2. 
Brown 
Brown 
Yellom 
Brown 
Black 
Red-
Whitt 
WitE 
Whitt 
Whitt 
Brown White
 
Brown White 
Brown White 
Brown White 
White White 
Violet White 
Black White 
104138 
NASA/MSC ENCODER SYSTEM 
ANALOG EXPANDER SUBSYSTEM 
CONNECTOR -PINDESIGNATIONS 
(Analog Expander--Spacecraft Connector) 
J2 (.1, .2)
 
Cannon - 2DE19S (Double Density Connector
 
Color CodingPin No. Function J2 (.1, .2) 
1 Analog Input 15 Green 
2 Analog Input 13 Green 
3 Analog Input 12- Green 
4 Analog Input 10 Green 
S, Analog Input 7 Green 
6 Analog Input 5 Green 
7' Analog Input 4 Green 
8 Analog Input 2 Green 
9 Analog Input 3 Green 
10 N.U. 
11 Analog Input 14 Green 
12 Analog Input 16 Green 
13. Analog input 9 Green
 
14 Analog Input 11 Green
 
15 Analog Input 6 Green
 
16 Analog Input 8 Green
 
17" Analog Input 1 Green
 
18 GND (Signal Datum: Black
 
19. N.1. 
SPACETAC PCM ENCODER 
An encoder system is an instrument that is used to gather differeht types 
of data from various sensors then to process and arrange the information into a 
specific format for transmission. 
The SPACETAC PCM Encoder System has been designed to operate in 
severe environments such as rocket probes and satellites, where low power, 
small size, and low weight are important considerations. A modularized sub­
system packaging technique has been utilized so that the entire system can be 
oriented into several different space envelopes. Additional systems' flexibility, 
such as a variable bit rate, format expansion from 16 to- 64 channels, as well as 
the mix of analog and digital channels has been built into the SPACETAC PCM 
Encoder System. 
The functional flexibility and modularized subsystem approach allows a 
designer the capability of putting together his own encoder system that is tailored 
to his own specific requirements. 
Overall System Specifications 
Power: 180mw Quiescent, 200mW Peak 
(5124s duration - during A/D conversion) 
Volume: 48.75 cubic inches 
Weight: $80 grams 
Format: 8-bit words, 16 to 64 words/main frame plus 32 sub­
commutated data words 
Speed: 4 Kbps to 64 Kbps 
The SPACETAC PCM Encoder System consists of four types of modular 
subsystems: Master Programmer, Analog-to-Digital Converter, Digital Expander, 
and Analog Expander. 
Master Programmer 
The Master Programmer contains the system clock, and the basic count­
down chain consisting of the clock frequency divider, bit counter, word counter, 
and.line counter. In addition, it contains the selection logic for generating the 
minimum format of 16 channels as well as the drivers to expand the format to 64 
channels. The Master Programmer also has an 8-bit parallel-to-serial converter 
whose NRZ-C output can be used to drive a transmitter: 
Specifications 
Power: 70mW (11. 5ma at +6V) 
Size: 1.0" x 4.5" x 5.0" (22.5 cu.in.) 
Weight: 350 grams 
Environment; -10°C to +600C (spaceflight qualified) 
Bit Rates 
Available: 64Kbps, 32Kbps. 16Kbos. 8Kbnso 4TCh
 
Data Channels
 
Available: 16 maximum (depends on number of sync words) 
Sync: 32 bits maximum (any pattern) 
Word Length: 8bits 
Di-tal Expandei 
Each Digital Expander contains the selection logic and drivers necessary 
to expand the format by an additional 16 channels. The Digital Expander receives 
its power and logic from the 'Master Programmer. The 16 "Interrogation Line" 
outputs are u:ied to into-rogato 16 digital gates in sequence. Each digital gate is 
capable of accepting up to eight bits of information, and when it receives an inter­
rogate signal from a Digital Expander, the eight bits of information are transferred, 
in parallel, to the serializing register in the Master Programier via an 8-line data 
bus. 
Specifications 
Power: 4. 0mw (0. S7ma at +6V) 
Size: 1.0" xl.5"x 2.5" (3.75 cu.in.) 
Weight: 75 grams
 
Environment: -10 c to +600C (spaceflight qualified)
 
Data Channels 
Available: 16 (3 Digital Expanders are necessary to expand the frame 
format to 64 channels) 
Analog-to-Digital Convertor 
The ADC is used primarily'to convert relatively slow changing analog 
information, such as temperature, fuel pressure, etc., associated with payload 
parameters that are of interest into digital data for transmission over a PCM 
telemetry linl. The ADC utilizes the double ramp integrator technique which 
minimizes errors due to line voltage variations and temperature. The ADC 
converts high level (0 to +5. 1OV) signals into an 8-bit digital word that is trans­
ferred to the serializer in the Master Programmer upon the receipt of an "inter­
rogation" signal, which also begins the next conversion process. 
The ADC time multiplexes 35 different analog signals; three signals are 
processed within one frame of the format and the remaining 32 analog signals 
are subcommutated so that one is converted in each frame of the format. The 
ADC also provides the necessary logic functions to operate two Analog Expanders. 
Specifications 
Power: Quiescent; 87mW (6. Oma at +6V, 3. 25ma at -12V, 
I. 0 ma at +12V) 
Peak; 110mW (11.Oma at +6V, S.5nma at -12V, 
1. lma at +12V) 
Size: 1.0 x 2.5 x3.0 (7.5 ou.in.) 
Weight: 155 grams 
ADO Cl6ck; IHz 
Conversion Rate: 1Kiz max (8-bit words) 
Conversion Time: 5 12M.s max 
'Aperture Time: "256gs 
Input Signal Range: 0 to 5. 10 vdc 
Input Impedance: 1 mfl 
Absolute Accuracy: ±1/2 LSB ±0.270 of full scale 
Environment: -100 to +6000 (spaceflight qualified) 
Built-in Multiplexer: 4 Channels (plus Analog Expander Control) 
Analog Expander 
Each-Analog Expander contains the selection logic and FET switches 
necessary to accept 16 different analog signal inputs. The Analog Expander 
receives its power and logic from the Analog-to-Digital Converter subsystem. 
Each of the 16 signal inputs are switched ontd a common analog signal bus 
through low "ON" resistance FET gates in a sequential manner--one each. frame. 
The analog signal and its datum are sent to the ADC for conversion into an 8-bit 
digital word which is then formatted into the data frame. 
§pecifications 
Power: 4. 0mw (0. 375ma at +6V, 0. Oma at -12V, 
S17ma at +12V) 
Size: 1.0" x 1.5"x 2.5" (3.75 ca.in.) 
Weight: 75 grams 
Environment: -10 0C to +60OC (spaceflight qualified) 
Analog Signal Inputs; 16 (0 to +5. i0 vdc - full scale) 
Two Analog Expanders are necessary to provide 32 channels of saboommutated 
data. 
NasfA/MSCc 0 s 9 2L A 
[n3*L£(RVFo 0.37T~ 
Cc 3 #F4n& RiYANE4+fUT 6
 
*5 NSc­
-R R 
t~-,"\ct 
*___I 
-. , 1-7 
4 ~ :-F~j $, 
-- ~'-~T2Z~r~q 
I------
12o0 
5fIl3, 
j2c. 2, 0 
.NTwf) V 
t 
Yv 
5,5__ 
41 f 
*~-
76 _______iU7L L7tq-_:_ar 
C/0.e?20. 
--
NI-kS /I C. K 
it'I T:ANt4CVE(:TE 
iz~i~?ViRAUV U l~ 
_____ ________ ____ ___2 
___ 
S766.0 
* iob~pI to 
6 /6 q*-9 0 2. 
_ , __ __ _~~42 
q_23fo0 a C, 
OA-S A U2y~,t 
'It'L . 3E 
Jto(, ?--0 o-A I S2 E 
,',t
' :- " - "~ I- £°' / a 
* .. , 1.-.¢ ' 
---------- ±~ ± r )-------­
/F , 
Q ,z0o.7f7Ife 
6 4­9 1 / +.o 0 . o,1 

________ 
2 _o ,o- "2 1 _ /__
 
i3 / ( _ _ _ _ .- -n 6 _ZsiOOo,,"
+_____ _ .__ ....
43 ___ ,7 _ ,._ 
.____ . .... 
',/+3-z- -- - ,,­
_ _ 
-- ,I i ' -q - _ __, - _ 
_yac 6-o 
:_l~o - . . :..z_._ Go ?-".O 
_ 
­
-.

_tlr ._;.. .. .... ~ ~ 
o _ L 4/ .. ?,o . __ __.. 
o8 .__ JJ.__- 20 
.zo
192. A % (zo...0Q_3 t3-

+.+_ i .*;-o qr: , .o­
-3u- .-- Q Ivoid o kpt.- - )i--. 

....
...) ....... ........ ..........Lr -- %. . .: ., ­
USED ON NEXT ASSY. REVISIONS , 
r REV DESCRIPTION DATE PP'D 
fl~p . ~ \SX. ~ 
0AT171NG 
F~A 7"1.E 
I COTI N 
I\I ,II 
N - IlI -I 
i75L1 
. ' 
5- IiIII 7iN N 
IOUT 2OUT 3OUT 4our ,sOU(T GOUJT 7QUT 8OUF, INTER iOGATIE ,,j,-- ; 
2- 4 6 t10 12 14 16£ . -
PART NO, ITEM DESCRIPTION REP DES 
C'IST OF MATE RIAL 
UNLESS OTHERW ISE SPECIFIED By DATE SP C N AC I A Y T M O PSCEADTTIASSEMCOPFRACTIONS .00± 11/64 :k.00 DR D.~:OR SFR1-+"I tII ." .SPACETA NR1 O, ,M}iASS 01803 ­... C .L 
TLE.E I AS.oDo = : olo ENKD . ____________________________________SC,,? ,r I T/. ./;.ALE__________4 1, D W N O . A 4 1 6 6G RE!_______
REOHERIS SHAP ECIGED IY DAT YTM I/SAEADT/AOP 
2 . 1 04o 6 172 L "A /6, 0 
Q ANGLEECUS RITO' REOE 
"z{ 
-o4 I--gC2.~[rtriT,1-Vr in '. 'A/C S~ I~ t*I ~ ks.Y4 ~ s-rPfeT FTllT T~FTtrlhrlIIr in I 1iii llil iIlf 'l REV REVISIONSDESdRIPTION Y DAOTE ABPVD 
25/ 
-'Cs 
] FLFL 
77T-T"FT--T- T-F--r 
-LFLFLFIfU-jfjqj-Gj-jL 
"7- 7- F--r-T F I II 
--
I I I . "I -1 T--T-TT--T ---- T--rr-p-- 7 r 1-r-' 
iIqjfj-U--LquF­
1 ' 
536 T l- --- ~ l 
-------- - r -
/(6 5 - NOT REPRODUCIBLE ...­ .. 
_-J U 
y--- x--­ ---------- _ 
./#.Z 
. . ...... - - - - - -
/1 ',-0 I F I 1 I I I I I I I I I I 1I I I I I I I I I Ii I I I I I I I I I I I I S I I I I I I I I I I 
_5 ,. _ _ _ -- - - -
-
c~# 
644 
~ -
. ... 
~ 9 - - . - . -*-.....­ ~ ----­ ~-. -- l- --~a , -- V - -----Z~ ±-~ -+-­
4 7 f tX.. 7t _ .. . .. . . .. .. .. . .. . . . . .. .. . . ..-- _ _ _ _ _ _ _ _ _ _ _ _ _ _- _ _ _ 
{ h l............. ..... .. _-._ ______ .. . .. ....-............. .­_r.. ..... ¢ . : 
-F-
- IFOl SPrSAN WWTffffiL SLSTEMS 
S flfUy !.- .. 
- - - - - - - - - - - - --- -IAL 
. -- -.. _ _N-- CHL 41M 
REMOVE- BURKS---IS-SHARP___EGSI p l- I-
- [I . .. . .. . S ) 
-{FATO 
- 2 +/x113:"-L: ' ..... . -. .I T AL .jjO j TE '<#'IE ]F PESCCRIPTION " # it0 R DES 
t-2DC3reI-JL7" 
-_-___________________#" 
___________________ REMOVE BURORS SHARP EDGES 1SAEDG10 
- REVISIONS 
LESCRPtTION BY DATE APFD 
-~er.. v.. 'I. 
(I)0 
Is 
Mnust vop? 
- V ( //S
_V____'
.II, 1 (7) 
* L AI-' YI 16)f_ 1r I 
I ' I .- :%,,I IlcL -Z4 
- A[-J C A3 \-A 473 c AC c A(- 3 " 
I . 4 w r-,o L i. ,a {.l-21 # f) il) ''8" -" : 
_ _ 
__ 
" 4T--
_ _ 
_ _ _ 
_ _ _- "__ .. 
' "I r"/Z -2I CI ( I aoosr - %rW B 05T P 
a liv cLM 0a T 
0-4) 2 _ _ .)---
LIE. 9 7', T eRvr-I msicmp, DEC 1igG
lwYT'7 . JSWITCH 7 I'Vn r 7) ,9cC 
v VI i 
_ 
_ 
_ 
m_ ­
_ 
_~~~ 
_ 
.A i-n -. - V 30 ,,>* -3D ; =. '~ : 1; , H 
GNc'llD ~ L.X RyF4--E o-r. WU 
ION SUMMONDU' FRC ; r - AASS9 060DECIMALS (si-ia=ii-&ti-s2/ 
- 7 OF MATERIL1 Fii 
INUPXSA.DUL ~W IOA PREODIE IRi olj)LC NLS O±3EWIS 
REMOVE_____& BURRS_ SPACE AND TACTICA SYSEM CORP. 
USED ON NEXT ASSY. REVISION$
 
REV DESCRIPTION sy DATE APP'VD 
085d MAX. 
FlF 
COMPONENTS 
~jC~ C tj LZ u ' c O± 
]L
L; V;
_ 
.750MIN. ....
 
ti u ] 

(5 19 
 el 
louT aOUT 3OUT 4OUT ,5OUT EOUT TOUT BOUT INTERROGATE 

2 4 6 
­
10 [z 16 ao = ? 
PART NO. ITEM DESC RIPTION REF DES 
LIST OF MATERIAL 
UNLESS OTHERWISE SPECIFIED BY DATE p 
R SPACE AND TACTICAL SYSTEMS CORP. 
FRACTIONS ±1/64 DR D.AFQRRESTEF co-zs6 SPA CFTACC
 
DECIMALS 
 .000 = d:005 CHK'F' 2.i--:/d s~ioo AS033
.0=0EIf IL - 94r DIGITAL GAT5 ASy
ANGLES ±30' PRODr..q,--. :-.>-- I 
SCALE 41 OW e NO.A-fIRREMOVE BURRS & SHARPEDES-
-1--42z> t1 114 ZY I 
R I 
r ,R zZN"A 
R' 
'/7 
? 
9 
CV5' 
2, 
cl 4 S 
4W 
R~'Z 'Z 
, r A4' 'a 
CP(l9O-2C/) 
i 
C32/-2 7) 
a 'sr-fr4z 
2T ZC 9P CS7PWDARn 
I Yl 'W 
I2~z~e-
I, 3A'4&/t',fL 
C(\NtNONClM Tp' 
~r~r4 ~ 2'?r064 , ~r ~X 
_____ 
-F G1tYMS.wi 
CA0tC2A 
o 
,.$9w 
FRCTONJ,1164 VA---CRA -
Do~~ 3ED -1 
13WPRO 7NU 
RIEYVPARRS&SAPTQ;SD NO. EI 
a 4,e IIONS 
Z, , L qr r-rLrLrThr Lr t.PFL .rLr'"L J~q._-Lrl-TmLrLnW I ZI- 9 el IS/ ISYs",-1 
2 .. Z "--------.------------ - ______- "- D -, ,­
A'S~~~619 il 11WflY1t7hcm hS'hS01 U9Lh -5 
__ PARTNO__ . DECITINRE E 
d45~~ ______ 0 Q =~. TITLEj~~~Sn 
±3 1s~ flL1' PROD1$44& 
dcv ­ -_________-IRE-_ 
" ' "LIST OPNAE L IGTAL,-: 
15D 
DECIMALS.000 
. 
NfLU T H EW IS S PECqIF B y D A TE",i / .- SPA C E A ff T A CtiC A L S ST fM$ C O , P. 
R B.wRUNGt.TON4 1o 
,v-9CaS4C4I/I ,W*F4C A REVISION$ 
-
REY ID&SCRITOR DY APWVY3ATEj~ 
IMT~FlROSAT ADC ALCc AU-O 	 & VFC 4ft 260 - '~ 
T,5T 
-a -Ii,--a-- L 
LOA4D 	 t 7~-L 372 	 -D 2 1)Fh 
(A)INPOTF QI) 	 11A 1 
ANLO U----seAN r
------- - .. 
(Co1+vsSRT Y- SrUB7isv -/5)4T 
> ANLO EPAAt? 
Ccl-mvcR(4 	 X6 5J 
ENAlE ACZ (5211 
,9SmtcLLA04 of 
-, 
CMF 	 CD) ES AH9 S	 NYAqkM' 
AV9O /,vr #,EW/S 	 -24;12)*SWSP? s 
ec~~~qp)Vx = Nor x,2 rw 	 Y'vrr)AY#oAr SA926R7 crc, r fl7c-	 ALa 
9W PART NO ITMDESCRIPTION FDS 
LIST OF MATERIAL 
MO E : w sa&U~)INLES OTERWIS SPECFD RyTE 	 /fC SPACE ANID TACTCAL SYSTEXMCRP 
NOE--	 RACTIONS +1/64aFP Vt cL-5 SPAGEA 
I. U IIIUVES AFROW OULS IL6CFMTON 	 __________SAlsWmM4&olmo 
2. 	 FWR. ON AOOiLES C, CI)(Ifl5J l+(,IN 13I DECIMALS.000 = .c 4 w n/n/u TITLE~- I-____________________ 
6PJ2PIl I i0 TS LOIw44 AQA LOGra DIGI tC ONVE~$T~l -', 
ANGLES +301 PROD T CONTPOl -SE01ION 
REM*OVE LSHARP ED ;AS RuRESs I 
REVISIONS 
AW4AIE I 52 I / 
,, ', # ', " -i l I l 
S-,A'd & rS.) frn"" 
CeS/C' S--f_---
I 2 
I 1 
I 
I I 
f I 
* l l 
I S I 
I l 
f 
I 
7 
I 1 l 
51 
t 
1/ 
1 
I 
REV 
/ /2 I 
I l 
__--L___ 
/3' 
III 
DESCRIPTION 
1 /1 I 
I 
IS-
By DATE 
/6 ] 
AP'VO 
oa"l Z/Cd, ~cqiA7"-S 
Cdrpa epr -­
t e 5,f 
-­
o. o,n.9 sb/ crsA Ozur f rs 6a- a+ -­ t 
_ 
fl 
l 
4r A'S ,.5E'6c. / " W; 
CSrR Wclvl-519 --- -__ 
1 C111aeloCt 
.3/Tt 
------
S..- S &C5Z..er,5-r s.'TtWSrYCETM5A) 
Tfrm------
2-S EI 4 
-7 
OWAS-5lA-11fW/tV*,9# A 
mr m 
SPAoEAtD TACTACAL SYSTEMS CORP 
I~ 
PARTN 
UNLESSOTHERWISESPEZIFIED 
FRACION+IDR 
DECIMALS.000 = :L.005 
D0o = t .010 
ANGLES1 30-.4 
REMOVEBURORS&SHARP rOORS 
CHC 
ENS 
PROD 
''".....
py 
-
I 
DESCRIPTION 
DA T 
SPA CETA~4 
/ 
T'1p I TLE lvl -< 
CL , 
-. ?I 
R DES-
SPACE AND TACTICAL SYSTEMS CORP!. 
URLINWONRmVM( 1803 
9 , F v, /W3. /SC 4YzAF 
#a- Yt'SA 
I~ O 
___ __ 
Z>.3 c I -T 3Y Z ', 
iF 
// 
FIT'-
7 C 
-
REY 
< I 
DECITINBATE APPYVD 
c 
LYTE 
9G -V 
CPI zEF DES 
. 
J"4 
7II 1 LL 2!I 
SZ / -j/-\1 
1F7 iZ, 
a_________IT 
________-j 2#77~v '~4 FlrRE O E U RS & SH-' O S 
- -
_ 
1 PATNO. ITEM DESCRIPTION4 REFDES 
LISTOF MATERIAL 
PIH UNTUNLESS OTHERWISE SP CIFIED By DATE SAEAD7CIA YTM OP 
ClHANGE By [CO UNIXy FRACTIONS dzI/t4 SPARA________M S_080 
AS 1010 N lDECIMALS .000= i 005 C-x?2 ~ t/O£I~JSO 
.00 = 1010 TITLE 
ANGLES±3D' PROP 9#96 
REMOVEBURRSL SHARP tOSES 
IL.) SCALE 
-0 
OWG,HO. KEY 
EVISIONS
 
v
 
JflAIr ft, 
sl 
C 
~ 
I 
~ ~ 
3 
f 
..... 
-5 
~ 
-- --- __.. ... . ..-­
i 
_ 
;'II 
% 
--
. 
.. ..--
~ m 
---.. 
/Z)f.n-
... 
EY 
- ... 
DSRIPTON 
t I 
Ff 
. . - i- .. 
BY I DATE APP'YD 
54(0 W6 . .-- ---................ -_]__ .Q y E 
'. . . .. . .... ...... ..... . ... .. .... .. . . 
-QZ211------­
6~ ~~~~ ~~ _ _ _ 
! r3 
3tVZ . -
_ _ -. 
-
.l 
-
-- -
- - - _ - ~~~-------- -__ _ -
.4 /2~ZXL 
------------ -------- --­
* ,943.9)J 
_- --- --- --- _ 
--- :­
ZZ~~~tzm.------- --- ~- -- -n------- - L_ _ 
-~~ ~ - - -----­
-LL F L L:. 
Q.I PARTNo- ITEM -- DESCRIPT7ION REP DES 
LIST OF MATERIAL 
UNLESSOTNARWISE SPCCIFIED Sty DATEC' 
UNLES ±Opi"JERIESP C FIEDBYDATE 
FRACTIONS± A14 ' CHK ## /~tA ?~;SPAQEfAC lA SPACE AND TACTICAL SYSTEMS CORP. BURNGTOM MA=S1803 
DECIMALS.000- 0 C.o, ,- ,/, ,'Ot 12/0 
EN ic TITLE 
ANGL65+1 PROD- A/A W V-- Y S? 
SCALE DVV NO.RE 
____________________________REMOVE__________BURRS______ & SHARP [5,GE losIE 
-
N69-18886
 
FINAL REPORT FOR PCM ENCOD.ER SYSTEM 
Space and Tactical Systems Corporation 
:Burlington, Massachusetts 
31 January 1969 
